A 12-channel 3.125 Gb/s VCSEL driver IC has been designed in a SiGe BiCMOS process technology. The IC consists of 12 VCSEL drivers, a set of DACs providing per-channel adjustment of modulation and bias currents, peaking depth and width, and overcurrent threshold, and a three-wire serial interface which allows access to the DACs as well as internal registers for eye safety shutdown and other functions. The driver IC addresses many of the manufacturing issues in very short reach (VSR) parallel optical modules.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Design trends and challenges for parallel optical interconnect


    Beteiligte:
    Armstrong, A. (Autor:in) / Killmeyerz, S. (Autor:in) / Yee, J. (Autor:in) / Uscategui, G. (Autor:in) / Deming, R. (Autor:in) / Taewon Jung, (Autor:in) / Heilman, R. (Autor:in) / Patterson, H. (Autor:in) / Yoonhyuk Ro, (Autor:in) / Myers, D. (Autor:in)


    Erscheinungsdatum :

    01.01.2001


    Format / Umfang :

    185872 byte





    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    MF1 Design Trends and Challenges for Parallel Optical Interconnect

    IEEE | British Library Conference Proceedings | 2001




    Parallel Optical Interconnect - A Cost Performance Breakthrough

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1996


    Terabus: A Chip-to-Chip Parallel Optical Interconnect

    IEEE Lasers and Electro-optics Society | British Library Conference Proceedings | 2005