Multiplication is a basic arithmetic operation. Multiplication operations such as Fast Fourier Transforms, Multiplication and accumulation units, Convolution are some of the computation-intensive arithmetic functions often encountered in Digital Signal Processing applications. Usually, Logarithm based multipliers are used in these cases which introduce certain errors. These errors are approximated by various methods. In this paper a simple architecture of a 16×16 logarithm based multiplier is proposed which uses simple combinational and sequential circuits to obtain an exact product. The multiplier has an arbitrary execution time with the maximum execution time being 15 clock cycles and mean being 7.5 clock cycles. This architecture is designed and simulated in ‘ModeISim’ simulation tool.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Design and Simulation of 16×16 bit Iterative Logarithmic Multiplier for Accurate Results


    Contributors:


    Publication date :

    2018-03-01


    Size :

    6826918 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    CMOS VLSI Implementation of a Digital Logarithmic Multiplier

    Ramaswamy, S. / Siferd, R. E. / IEEE; Dayton Section et al. | British Library Conference Proceedings | 1996


    Probablity and simulation based design of fixed width multiplier

    Keote, R. S. / Meshram, P. S. / Karule, P. T. | IEEE | 2017


    High Performance Accurate Multiplier using Hybrid Reverse Carry Propagate Adder

    Bhavani, N. S. V. S. Ganga / Vinodhini, M. | IEEE | 2022


    RefineNet: Iterative refinement for accurate object localization

    Rajaram, Rakesh N. / Ohn-Bar, Eshed / Trivedi, Mohan M. | IEEE | 2016


    Design of Hardware Efficient Logarithmic Converter

    Patil, Ramkrishna / Shingare, Pratibha | IEEE | 2019