CMOS VLSI Implementation of a Digital Logarithmic Multiplier
National aerospace and electronics conference ; 1996 ; Dayton; OH
1996-01-01
4 pages
Also known as NAECON 1996. IEEE Cat nos 96CH35934 and 96CB35934
Conference paper
English
aerospace , electronics , NAECON , IEEE , AESS
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Optimization of Digital Filter Structures for VLSI Implementation
British Library Online Contents | 1993
|A VLSI Macrocell Implementation for Digital Neural Nets
British Library Conference Proceedings | 1994
|Pulse Width Amplitude Modulation Based CMOS Multiplier
IEEE | 2010
|Unique applications of advanced VLSI CMOS
AIAA | 1983
|