Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    CMOS VLSI Implementation of a Digital Logarithmic Multiplier



    Kongress:

    National aerospace and electronics conference ; 1996 ; Dayton; OH



    Erscheinungsdatum :

    01.01.1996


    Format / Umfang :

    4 pages


    Anmerkungen:

    Also known as NAECON 1996. IEEE Cat nos 96CH35934 and 96CB35934




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Print


    Sprache :

    Englisch




    Multiplier-less Digital Down Converter in 90nm CMOS technology

    Ren, Saiyu / Billman, Steven / Siferd, Ray | IEEE | 2011


    Pulse Width Amplitude Modulation Based CMOS Multiplier

    Astro, R / Gómez, H / Salinas, J et al. | IEEE | 2010


    Optimization of Digital Filter Structures for VLSI Implementation

    Saromaeki, T. / Ritoniemi, T. | British Library Online Contents | 1993


    A VLSI Macrocell Implementation for Digital Neural Nets

    Fornaciari, W. / Salice, F. / IEEE et al. | British Library Conference Proceedings | 1994


    Design and Simulation of 16×16 bit Iterative Logarithmic Multiplier for Accurate Results

    Pandit, Alen Anurag / Reddy, Ch. Achuth / Narayan, Gautam | IEEE | 2018