CMOS VLSI Implementation of a Digital Logarithmic Multiplier
National aerospace and electronics conference ; 1996 ; Dayton; OH
01.01.1996
4 pages
Also known as NAECON 1996. IEEE Cat nos 96CH35934 and 96CB35934
Aufsatz (Konferenz)
Englisch
NAECON , IEEE , electronics , aerospace , AESS
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Pulse Width Amplitude Modulation Based CMOS Multiplier
IEEE | 2010
|Optimization of Digital Filter Structures for VLSI Implementation
British Library Online Contents | 1993
|A VLSI Macrocell Implementation for Digital Neural Nets
British Library Conference Proceedings | 1994
|