This paper presents a performance analysis of the JIAWG 32-bit Parallel Intermodule (PI) Bus versus a 32-bit Futurebus+ Standard backplane bus. Performance was measured in terms of bus throughput and latency, using a test scenario representative of a real-time, avionics application. The test scenario communications mix was constructed using Rate Monotonic Scheduling (RMS) theory. Behavioral VHDL models of both buses were used to execute the test scenario in a VHDL simulation environment. Simulation results were used to test whether critical deadlines were met for a given bus utilization (throughput) level. PI-Bus performance using the datagram, short-header, non-acknowledged format was compared to Futurebus+ performance using compelled mode, both with and without the message-passing protocol defined in IEEE Futurebus+ 896.1.<>


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    32-bit PI-bus versus 32-bit Futurebus+ performance comparison


    Contributors:
    Emmitt, J. (author)


    Publication date :

    1993-01-01


    Size :

    670779 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Comparison of the performance characteristics of Futurebus+ with an optical backplane

    Oh, T.-H. / Kostuk, R. K. | British Library Conference Proceedings | 1995



    Futurebus - as a Machine Executable Specification Promotes Interoperability

    Izzo, P. / IEEE / AIAA | British Library Conference Proceedings | 1994



    An Illustration of Specification Modeling with VHDL Using a Futurebus - Model

    Izzo, P. / IEEE / AIAA | British Library Conference Proceedings | 1994