Due to the increasing level of integration achieved by Very Large Scale Integrated (VLSI) technology, traditional gate-level fault simulation is becoming more complex, difficult, and costly. Furthermore, circuit designs are increasingly being developed through the use of powerful VLSI computer-aided design (CAD) synthesis tools which emphasize circuit descriptions using high-level representations of functional behavior, rather than physical architectures and layout. Behavior fault simulation applied to the top functional level models described using a hardware description language offers a very attractive alternative to these problems. A new way to simulate the behavioral fault models using the hardware description language (HDL), such as VHDL, is presented. Tests were generated by carrying out the behavioral fault simulation for a few circuit models. For comparison, a gate-level fault simulation on the equivalent circuit, produced via a synthesis tool, was used. The performance analysis shows that a very small number of test patterns generated by the behavioral automatic test pattern generation (ATPG)/fault simulation system detected around 98 percent of the testable gate-level faults that were detected by random test.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    VHDL behavioral ATPG and fault simulation of digital systems


    Contributors:
    Chen, C.-I.H. (author) / Noh, T.H. (author)


    Publication date :

    1998-04-01


    Size :

    1873302 byte




    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English




    VHDL-Based Distributed Fault Simulation Using Savant

    Baucom, R. / DeLong, T. / Smith, D. et al. | British Library Conference Proceedings | 1998


    A Unified Method for System Simulation Behavioral Modeling with VHDL-AMS

    Hessel, E. / Lang, T. / Reinders, T. et al. | British Library Conference Proceedings | 2007


    Multi-Domain System Level Behavioral HEV Library Using VHDL-AMS

    Li, Xiao / Kher, Sameer / Lin, Shaohua | IEEE | 2013


    Parallel Simulation of VHDL-AMS Models

    Hirsch, H. / Chawla, P. / Carter, H. et al. | British Library Conference Proceedings | 1998