Multicore processors offer significant advantages of weight, power, and space to embedded real-time developers, making their adoption almost inevitable. Also, system sustainability and economies of scale will increasingly make multicore devices indispensable. However, predictability of performance, specifically, establishing realistic upper bounds on execution time for schedulability analysis is a significant challenge to certification. This paper describes a methodology for empirically establishing a reasonable, high-confidence upper bound for cache interference effects in the context of engineering practices commonly used in certifiable real-time systems.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Empirical Bounds of Multicore Cache Interference for Real-Time Schedulability Analysis




    Publication date :

    2019-09-01


    Size :

    1631292 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    Schedulability Analysis of Distributed Multicore Avionics Systems with UPPAAL

    Han, Pujie / Zhai, Zhengjun / Nielsen, Brian et al. | AIAA | 2019


    Schedulability analysis software

    Online Contents | 1993


    Schedulability-Driven Implementation Selection

    Nawrocki, J. R. / British Institute of Regulatory Affairs / International Federation of Automatic Control et al. | British Library Conference Proceedings | 1995


    Dynamic interference quantification for multicore processors

    Uhrig, Sascha / Freitag, Johannes | IEEE | 2017