Multicore processors offer significant advantages of weight, power, and space to embedded real-time developers, making their adoption almost inevitable. Also, system sustainability and economies of scale will increasingly make multicore devices indispensable. However, predictability of performance, specifically, establishing realistic upper bounds on execution time for schedulability analysis is a significant challenge to certification. This paper describes a methodology for empirically establishing a reasonable, high-confidence upper bound for cache interference effects in the context of engineering practices commonly used in certifiable real-time systems.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Empirical Bounds of Multicore Cache Interference for Real-Time Schedulability Analysis


    Beteiligte:
    Srinivasan, Srini (Autor:in) / Kegley, Russell (Autor:in) / Gerhardt, Mark (Autor:in) / Hilliard, Rich (Autor:in) / Preston, Jonathan (Autor:in) / Granger, Clifford (Autor:in) / Drager, Steve (Autor:in) / Anderson, Matthew (Autor:in) / Rosa, Richard (Autor:in) / Charsagua, Alan (Autor:in)


    Erscheinungsdatum :

    01.09.2019


    Format / Umfang :

    1631292 byte





    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch




    Schedulability Analysis of Distributed Multicore Avionics Systems with UPPAAL

    Han, Pujie / Zhai, Zhengjun / Nielsen, Brian et al. | AIAA | 2019

    Freier Zugriff


    Schedulability analysis software

    Online Contents | 1993


    Schedulability-Driven Implementation Selection

    Nawrocki, J. R. / British Institute of Regulatory Affairs / International Federation of Automatic Control et al. | British Library Conference Proceedings | 1995