This paper studies efficient conversion of floating point normalized binary number into binary logarithmic number. The algorithm is basically combination of piece-wise linear approximation of logarithmic transform curve and piece-wise linear approximation of scaled version of normalized error curve .The implemented algorithm requires less memory and also it requires less arithmetic component to acquire 23 bit of fractional precision than any other algorithm.Due to the symmetrical property of the normalized error curve, by using combinational logic circuit requirement of the memory is reduced.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Efficient Implementation of Two Stage Binary Logarithmic Converter


    Contributors:


    Publication date :

    2019-06-01


    Size :

    1021090 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Design of Hardware Efficient Logarithmic Converter

    Patil, Ramkrishna / Shingare, Pratibha | IEEE | 2019


    CMOS VLSI Implementation of a Digital Logarithmic Multiplier

    Ramaswamy, S. / Siferd, R. E. / IEEE; Dayton Section et al. | British Library Conference Proceedings | 1996


    Highly Efficient Quasi-Single-Stage AC-DC Converter Employing Bidirectional Switch

    Hassan, Jamil / Lim, Jong-Won / Wagaye, Tsegaab Alemayehu et al. | IEEE | 2022



    Two-stage binary filters

    Sarca, O. V. / Dougherty, E. R. / Astola, J. | British Library Online Contents | 1999