A common problem confronting the realization of optoelectronic interconnection processors over the last several years is the ability to both perform logical operations (i.e. computations) and rapidly and dynamically reconfigure the processor in a compact and simple manner. In past work in our laboratory, we demonstrated a fully integrated, optically powered, optoelectronic "smart pixel". This circuit has the ability to operate variously as an optoelectronic amplifier, bistable switch, inverter and latch. By making minor variations of that first circuit, we can employ it in a novel, and very simple optoelectronic processor which has the ability to both perform logic and dynamically route large 2D arrays of data.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Sources and circuits for high performance smart-pixel based optical interconnections


    Contributors:
    Forrest, S.R. (author) / Beyzavi, K. (author) / Shiau, G.-J. (author) / Chao, C.P. (author)


    Publication date :

    1995-01-01


    Size :

    165045 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Sources and Circuits for High Performance Smart Pixel-Based Interconnections Optical Interconnections

    IEEE / Lasers and Electro-Optics Society | British Library Conference Proceedings | 1995


    Three-dimensional integrated circuits with optical interconnections [2969-54]

    Kostsov, E. G. / Piskunov, S. V. / St Petersburg State Academy of Aerospace Instrumentation et al. | British Library Conference Proceedings | 1996


    Free-Space Optical Interconnections for VLSI Circuits: A Technology Roadmap

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1996


    Healing Voids In Interconnections In Integrated Circuits

    Cuddihy, Edward F. / Lawton, Russell A. / Gavin, Thomas | NTRS | 1989


    Massive optical interconnections (MOI): interconnections for massively parallel processing systems

    Araki, S. / Kajita, M. / Kasahara, K. et al. | British Library Conference Proceedings | 1995