A layered architecture for a communicator was presented which allows four COTS processor boards, each in a standard backplane such as VMEbus or CompactPCI, to be networked together to produce a quad-redundant fault tolerant computer. The communicator features a high-bandwidth data exchange making data reliably congruent across the four channels.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    High speed communicator for fault tolerant systems


    Contributors:
    Prizant, J. (author)


    Publication date :

    1998-01-01


    Size :

    627897 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    High-Speed High-Density Fault Tolerant Electronics

    Cameron, Eric G. / Maki, Gary K. / Miles, Lowell H. et al. | IEEE | 2024


    VEHICLE APPROACH COMMUNICATOR

    TOYAMA KOICHI / ENDO KUNIO / YAMADA TAKU | European Patent Office | 2017

    Free access

    VEHICLE APPROACH COMMUNICATOR

    TOYAMA KOICHI / MOMO TETSUO / KAWAMURA TOSHIHIKO | European Patent Office | 2017

    Free access

    Omnidirectional optical communicator

    Velazco, Jose E. | NTRS | 2019