Hardware-in-the-loop (HIL) test provides a time saving and safe environment for testing high-power electronic systems. But the main difficulty for the HIL test of power electronic system lies on the modeling of the complex and high-power system. This paper proposes a modeling method of the electrical system of high-speed train. With this method, the HIL test platform using field-programmable gate array boards is built. Besides, in order to meet the computing power requirement of the system modeling, we simulate the whole system using two dSPACE simulators and inside each dSPACE simulator, a multiprocessor system is achieved through Gigalink connection. The whole HIL system can be used to evaluate both the hardware and software performance of traction control unit and auxiliary control unit. The HIL results under steady state and transient conditions demonstrate modeling accuracy and provide a detailed insight into its development.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A System-Level FPGA-Based Hardware-in-the-Loop Test of High-Speed Train


    Contributors:
    Liu, Chen (author) / Guo, Xizheng (author) / Ma, Rui (author) / Li, Zhongliang (author) / Gechter, Franck (author) / Gao, Fei (author)


    Publication date :

    2018-12-01


    Size :

    2832995 byte




    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English



    FPGA based hardware in the loop test platform of small size UAV

    Shih, Ta-Ming / Chang, Ho-Chung | Tema Archive | 2009


    Test line train speed control system and test line train speed control method

    JIANG BAOJIAN / SONG ZHANXUN / ZHANG WEI et al. | European Patent Office | 2024

    Free access

    A Hardware-in-the-Loop Simulation Test Bench for Subway Train Brake Systems

    Wang, Yan ;Han, Long ;Wu, Meng Ling | Trans Tech Publications | 2014



    High Speed Train System

    PARSLEY JOSEPH | European Patent Office | 2018

    Free access