In this paper a current × voltage multiplier with the FVFCS is presented. This multiplier takes advantage of the very low-impedance input node of the FVFCS to sense the current signals. Additionally, uses a two cross-coupled differential pairs in order to cancel undesired components in the output current. The simulations are carried out using the standard Mixed and RF 180 nm UMC CMOS process and is compared with a previous reported multiplier. The presented multiplier has a bandwidth of 900 MHz with a quiescent current of 203 μA.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A Novel 900 MHz I x V CMOS Multiplier


    Contributors:


    Publication date :

    2010-09-01


    Size :

    278735 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Pulse Width Amplitude Modulation Based CMOS Multiplier

    Astro, R / Gómez, H / Salinas, J et al. | IEEE | 2010


    CMOS VLSI Implementation of a Digital Logarithmic Multiplier

    Ramaswamy, S. / Siferd, R. E. / IEEE; Dayton Section et al. | British Library Conference Proceedings | 1996


    Multiplier-less Digital Down Converter in 90nm CMOS technology

    Ren, Saiyu / Billman, Steven / Siferd, Ray | IEEE | 2011


    A Novel Balanced MMIC Frequency Multiplier Configuration

    O Ciardha, E. / Lidholm, S. | British Library Online Contents | 2000


    Tilting multiplier

    ANDREAE BRAD MARTIN / ANDREAE CHAD MARTIN | European Patent Office | 2016

    Free access