One of the essential components of applications like signal processing, adders play a crucial role. Integrated circuits are the main technology used in the modern world, and adder modules are required. The arithmetic operationmost often used in digital systems is binary addition. Reliability depends heavily on the efficiency of its adders.If the digital adder could be made more efficient, it would handle binary operations much better. A microprocessor’s minimum clock cycle time is defined by the speed of its adder. The overall performance of the system is always determined by combining the adders power dissipation, speed, and area. Carry propagation is a performance problem with the addition operation that affects its speed. As a result, VLSI (Very Large-Scale Integration) has been continually focusing on speed increase while reducing covered area. A parallel prefix adder’s speed is the primary consideration when choosing between a ripple carry adder and our preferred alternative. For both latency and coverage area, the best adders in use right now are PPAs, or parallel prefix adders. They are hence the recommended option given the larger number of high-performance adders. An efficient layout parallel prefix adder has been developed and is now accessible to use in design applications. The area (number of LUTs), delay (ns), power, and speed of the suggested designs is better compared to RCA & CLA adders.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Implementation of A High Speed Layout Parallel Prefix Adder for Design Applications


    Contributors:


    Publication date :

    2024-11-06


    Size :

    612145 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    A high speed optoelectronic adder

    Shu, C. / She, T.C. / Tam, K.C. | IEEE | 1994


    Design and implementation of high-speed and low-power consumption Moore-based loopback adder on FPGA

    Mohan Kumar, B.N. / Rangaraju, H.G. | Emerald Group Publishing | 2022


    Designing programmable parallel LFSR using parallel prefix trees

    Zolfaghari, Behrouz / Sedighi, Mehdi / Soleyman Fallah, Mehran | BASE | 2019

    Free access

    Low-power and high speed CPL-CSA adder

    Boppana, N V Vijaya Krishna / Ren, Saiyu / Chen, Henry | IEEE | 2014