This paper presents an algorithm for designing a fractional decimation system based on interpolated finite impulse response (IFIR) filter. The algorithm includes rounding and sharpening of the IFIR filter which design multiplierless decimation filter with the desired specification. Filter with no multipliers exhibits a low complexity which makes it a good candidate for Software Radio (SR) application. Further, the proposed structure is implemented in SPARTAN-3 family of Xilinx Field Programmable Gate Array (FPGA). The complexity is decreased by replacing the multipliers with add and shift algorithm of fixed point multiplication.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    An Efficient Method to Design Fractional Decimation System




    Publication date :

    2007-09-01


    Size :

    191864 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    DCT-domain spatial transcoding using generalized DCT decimation

    Yuh-Ruey Lee, / Chia-Wen Lin, | IEEE | 2005


    REAL TIME LIGHT-DETECTION AND RANGING POINT DECIMATION

    DROSDECK JONATHAN ANDREW | European Patent Office | 2023

    Free access

    DCT-Domain Spatial Transcoding using Generalized DCT Decimation

    Lee, Y.-R. / Lin, C.-W. | British Library Conference Proceedings | 2005



    Frequency analysis decimation vibration signals of passenger car’s suspensions

    Janusz GARDULSKI / Rafał BURDZIK | DOAJ | 2007

    Free access