This paper presents an algorithm for designing a fractional decimation system based on interpolated finite impulse response (IFIR) filter. The algorithm includes rounding and sharpening of the IFIR filter which design multiplierless decimation filter with the desired specification. Filter with no multipliers exhibits a low complexity which makes it a good candidate for Software Radio (SR) application. Further, the proposed structure is implemented in SPARTAN-3 family of Xilinx Field Programmable Gate Array (FPGA). The complexity is decreased by replacing the multipliers with add and shift algorithm of fixed point multiplication.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    An Efficient Method to Design Fractional Decimation System




    Erscheinungsdatum :

    01.09.2007


    Format / Umfang :

    191864 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch





    Procedure of linear decimation in car suspension diagnosis

    Paweł SOBCZAK | DOAJ | 2009

    Freier Zugriff

    Real time light-detection and ranging point decimation

    DROSDECK JONATHAN ANDREW | Europäisches Patentamt | 2024

    Freier Zugriff

    DCT-domain spatial transcoding using generalized DCT decimation

    Yuh-Ruey Lee, / Chia-Wen Lin, | IEEE | 2005