This paper presents an algorithm for designing a fractional decimation system based on interpolated finite impulse response (IFIR) filter. The algorithm includes rounding and sharpening of the IFIR filter which design multiplierless decimation filter with the desired specification. Filter with no multipliers exhibits a low complexity which makes it a good candidate for Software Radio (SR) application. Further, the proposed structure is implemented in SPARTAN-3 family of Xilinx Field Programmable Gate Array (FPGA). The complexity is decreased by replacing the multipliers with add and shift algorithm of fixed point multiplication.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    An Efficient Method to Design Fractional Decimation System




    Erscheinungsdatum :

    2007-09-01


    Format / Umfang :

    191864 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    DCT-domain spatial transcoding using generalized DCT decimation

    Yuh-Ruey Lee, / Chia-Wen Lin, | IEEE | 2005


    REAL TIME LIGHT-DETECTION AND RANGING POINT DECIMATION

    DROSDECK JONATHAN ANDREW | Europäisches Patentamt | 2023

    Freier Zugriff

    DCT-Domain Spatial Transcoding using Generalized DCT Decimation

    Lee, Y.-R. / Lin, C.-W. | British Library Conference Proceedings | 2005



    Optimal Sampling Interval for System Identification Based on Decimation and Interpolation

    Tsuji, H. / Sano, A. | British Library Online Contents | 1993