A two-level decentralized bus arbitration network for a hierarchical bus system is developed. To achieve distributed control and ensure fairness among the competing processors, the rotating daisy chain implementation scheme is used in this design. The authors discuss the hierarchical bus system (HBS) architecture, the HBS arbitration algorithm, the generation of bus requests through the processor bus requests (PBR) generation circuitry, and the arbitration of requests of a bus memory arbiter (BMA). The proposed arbiter uses a simpler control mechanism by using distributed control and ensures fairness by dynamically changing the priorities of the devices connected to the bus. With this arbitration scheme, the HBS system is more efficient than a corresponding multiple bus system in terms of the number of transactions that can be carried out.<>
Decentralized arbiter design for a synchronous hierarchical bus multiprocessor system
1992-01-01
436028 byte
Conference paper
Electronic Resource
English
Scheduled Peripheral Component Interconnect Arbiter
NTRS | 2015
|Product Planning - Arbiter for the Customer
SAE Technical Papers | 1964
|High performance round-robin arbiter for virtual channel router
British Library Online Contents | 2007
|