A two-level decentralized bus arbitration network for a hierarchical bus system is developed. To achieve distributed control and ensure fairness among the competing processors, the rotating daisy chain implementation scheme is used in this design. The authors discuss the hierarchical bus system (HBS) architecture, the HBS arbitration algorithm, the generation of bus requests through the processor bus requests (PBR) generation circuitry, and the arbitration of requests of a bus memory arbiter (BMA). The proposed arbiter uses a simpler control mechanism by using distributed control and ensures fairness by dynamically changing the priorities of the devices connected to the bus. With this arbitration scheme, the HBS system is more efficient than a corresponding multiple bus system in terms of the number of transactions that can be carried out.<>


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Decentralized arbiter design for a synchronous hierarchical bus multiprocessor system


    Contributors:
    Alam, M.S. (author) / Karim, M.A. (author)


    Publication date :

    1992-01-01


    Size :

    436028 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    Product Planning - Arbiter for the Customer

    Walter, F. | SAE Technical Papers | 1964


    Message arbiter for aircraft trajectory management

    VAN TURDER PAUL A | European Patent Office | 2024

    Free access

    High performance round-robin arbiter for virtual channel router

    Zhe, Z. / Xiaopeng, G. / Xiang, L. | British Library Online Contents | 2007