Wideband receivers and transmitter are widely used in a variety of applications, including but not limited to Radio-Frequency (RF) surveillance systems and Electronic-Countermeasures systems. Such systems require enormously wide instantaneous bandwidth to allow concurrent monitoring of all potential signals of interest. This paper will present an innovative way to use FPGA digital high-speed transceivers, which are typically used for inter-device communication links, to reduce spurs in Monobit receivers. We propose an integrated dithering solution that has showed outstanding merit to suppress spurs, while allowing to keep HW SWaP more competative versus traditional analog approach.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Digital Integrated Monobit Dithering in FPGA


    Contributors:
    Pritsker, Dan (author) / Cheung, Colman (author) / Nash, Greg (author)


    Publication date :

    2019-07-01


    Size :

    6842250 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    ASIC design for monobit receiver

    Pok, D. / Chen, C.I.H. / Montgomery, C. et al. | Tema Archive | 1997


    Simulation Based Design of the Monobit Receiver

    Concha, L. / Read, B. / Bawcom, D. et al. | British Library Conference Proceedings | 1998


    Chip design for monobit receiver

    Pok, D.S.K. / Chen, C.I.H. / Schamus, J.J. et al. | Tema Archive | 1997



    Analysis and characterization of a monobit receiver for electronic warfare

    Grajal, J. / Blazquez, R. / Lopez-Risueno, G. et al. | IEEE | 2003