Wideband receivers and transmitter are widely used in a variety of applications, including but not limited to Radio-Frequency (RF) surveillance systems and Electronic-Countermeasures systems. Such systems require enormously wide instantaneous bandwidth to allow concurrent monitoring of all potential signals of interest. This paper will present an innovative way to use FPGA digital high-speed transceivers, which are typically used for inter-device communication links, to reduce spurs in Monobit receivers. We propose an integrated dithering solution that has showed outstanding merit to suppress spurs, while allowing to keep HW SWaP more competative versus traditional analog approach.
Digital Integrated Monobit Dithering in FPGA
01.07.2019
6842250 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
ASIC design for monobit receiver
Tema Archiv | 1997
|Simulation Based Design of the Monobit Receiver
British Library Conference Proceedings | 1998
|Chip design for monobit receiver
Tema Archiv | 1997
|Analysis and characterization of a monobit receiver for electronic warfare
Tema Archiv | 2003
|