Disclosed are an interlocking data safe conversion method for formal verification and a translator. Two translators with same functions are developed by adopting different programming methods and programming languages. An input file of each of the translators at least comprises an interlocking information table in interlocking data, a device interface information table, a station yard description data and interlocking Boolean logic data. Consistency of output files of the two translators is compared to realize detection process failure, so that safe conversion of data is guaranteed. It is unnecessary to perform specific formal development for each station, so that the technical cost and the design risk are reduced, and the present invention is high in safety, good in compatibility, high in universality and wide in application range.
SAFE INTERLOCKING DATA CONVERSION METHOD FOR FORMAL VERIFICATION AND TRANSLATOR
VERFAHREN ZUR VERSCHACHTELTEN DATENSICHERUNG FÜR FORMALE VERIFIZIERUNG UND ÜBERSETZUNG
PROCÉDÉ DE CONVERSION DE DONNÉES À VERROUILLAGE SÉCURISÉ POUR VÉRIFICATION FORMELLE ET TRADUCTEUR
2023-12-27
Patent
Electronic Resource
English
INTERLOCKING DATA SAFE CONVERSION METHOD FOR FORMAL VERIFICATION AND TRANSLATOR
European Patent Office | 2024
|Interlocking Formal Verification at Alstom Signalling
British Library Conference Proceedings | 2019
|Formal Methods for Industrial Interlocking Verification
IEEE | 2018
|Principles of formal verification of interlocking software
Tema Archive | 2007
|Comparing Formal Verification Approaches of Interlocking Systems
British Library Conference Proceedings | 2016
|