AbstractLink data processing systems for advanced satellite applications require high throughput implementations of formatting/encoding as well as of encryption functions. Configurable field programmable gate arrays (FPGA) provide flexible solutions to implement these functions, but their sensitivity to the space radiation environment requires special design provisions. In this article, typical downlink processing functions and throughput demands are addressed. A single-chip implementation including encryption function based on International Data Encryption Algorithm (IDEA) [Media Crypt AG, IDEA Technical Description, www.mediacrypt.com, September 2003] within a configurable FPGA is presented.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    High-rate CCSDS formatter/encoder plus IDEA encryptor as a single-chip solution


    Contributors:
    Michalik, Harald (author) / Wolter, S. (author) / von der Wall, M. (author) / Hinsenkamp, L. (author) / Penné, B. (author) / Rathje, R. (author)

    Published in:

    Acta Astronautica ; 58 , 12 ; 642-647


    Publication date :

    2006-03-02


    Size :

    6 pages




    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English





    Mission Adaptable CCSDS Formatter / Command Decoder

    Epperly, M. E. / McGuagh, P. / Walls, B. J. et al. | British Library Conference Proceedings | 2000


    CCSDS Decoder/Encoder Boards

    Habinc, S. / Saunders, S. | Springer Verlag | 2022


    The CCSDS Decoder/Encoder Boards

    Habinc, Sandi | Springer Verlag | 2013