Problem of elaborating a databank of testable digital elements, units and modules, which are most typical for digital systems, is considered. For this bank an original testable logical circuit of matrix binary multiplier, demanding small amount of hardware for its realization, is proposed.
A SUITABLE CONTROL SCHEME FOR THE BINARY MULTIPLIER DATA BANK OF VLSI CAD
2009
Article (Journal)
Electronic Resource
Unknown
Metadata by DOAJ is licensed under CC BY-SA 1.0
Scientific Periodicals of Ukraine | 2009
|CMOS VLSI Implementation of a Digital Logarithmic Multiplier
British Library Conference Proceedings | 1996
|Systolic Array for Binary Multiplier
British Library Conference Proceedings | 1994
|VLSI Architecture Of A Binary Up/Down Counter
NTRS | 1988
|