Filter plays a major role for removal of unwanted signal noise from the original signal, especially Adaptive FIR filter is easy to attract for many applications, where it is need to minimize computational requirement. This paper shows a novel pipelined design for low power, high throughput, and low area implementation of adaptive lter based on distributed arithmetic DA . The DA formulation utilized for two separate blocks weight update block and filtering operations requires larger area and is n't suited for higher order filters therefore causes reduction in the throughput. These issues have been overcome by efficient distributed formulation of Adaptive filters. LMS adaptation performed on a sample by sample basis is replaced by a dynamic LUT update by the weight update scheme. Adder based shift accumulation for inner product computation replaced by conditional signed carry save accumulation to reduces the sampling period and area density. Yamuna P | B K Venu Gopal "FPGA Based Hybrid LMS Algorithm Design on Distributed Arithmetic" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-3 | Issue-1 , December 2018, URL: https://www.ijtsrd.com/papers/ijtsrd19018.pdf


    Access

    Download


    Export, share and cite



    Title :

    FPGA Based Hybrid LMS Algorithm Design on Distributed Arithmetic


    Contributors:
    Yamuna P (author) / B K Venu Gopal (author)

    Publication date :

    2018-12-16


    Remarks:

    oai:zenodo.org:3576883
    International Journal of Trend in Scientific Research and Development 3(1) 558-563



    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English



    Classification :

    DDC:    629




    FPGA Implementation of a FIR Filter Using Residue Arithmetic

    Loonawat, G. / Siferd, R. E. / IEEE; Dayton Section et al. | British Library Conference Proceedings | 1996


    Arithmetic-Trigonometric Optimization Algorithm

    Panneer Selvam, Arun Mozhi Devan / Hussin, Fawnizu Azmadi / Ibrahim, Rosdiazli et al. | Springer Verlag | 2022


    Hybrid PWM Strategy Based on FPGA

    Ding, Hao / Wu, Chunhui / Qiu, Ruichang | British Library Conference Proceedings | 2022


    FPGA based Hybrid Random Number Generators

    MahendraBabu, G.R. / Sridhar, K.P. / Baskar | IEEE | 2020


    Hybrid PWM Strategy Based on FPGA

    Ding, Hao / Wu, Chunhui / Qiu, Ruichang | Springer Verlag | 2022