Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    FPGA-based hardware-efficient architecture for variable block-size motion estimation


    Contributors:
    Rui, W. (author) / Hongxu, J. (author) / Bo, L. (author)


    Publication date :

    2009-01-01


    Size :

    5 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    Unknown


    Classification :

    DDC:    629.4



    Comprehensive scheme for subpixel variable block-size motion estimation

    Zhang, Y. / Siu, W.-C. / Shen, T. | British Library Online Contents | 2011


    Classified Variable Block Size Motion Estimation Algorithm for Image Sequence Coding

    Huang, S.-Y. / Chen, J.-R. / Wang, J.-S. et al. | British Library Conference Proceedings | 1994


    Classified variable block size motion estimation algorithm for image sequence coding

    Shih-Yu Huang / Jin-Rong Chen / Jia-Shung Wang et al. | IEEE | 1994


    Adaptive Motion Estimator Based on Variable Block Size Scheme

    S. Dhahri / A. Zitouni / H. Chaouch et al. | BASE | 2009

    Free access

    Efficient block-matching motion estimation algorithm

    Guo, S.-M. / Hsu, C.-Y. | British Library Online Contents | 2013