Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Rank Based Optimized Sorting Network Architecture for Hardware Implementation of ROF



    Conference:

    International conference on visual information engineering; VIE 2006: visual information engineering innovation and creativity in visual media processing and graphics ; 2006 ; Bangalore, India



    Publication date :

    2006-01-01


    Size :

    5 pages


    Remarks:

    Includes bibliographical references and index




    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    Novel optimized implementation of CABAC hardware encoder

    Rui, W. / Hongxu, J. / Bo, L. | British Library Online Contents | 2009


    Novel optoelectronic sorting network with recirculating architecture [3551-28]

    Li, Y. / Cao, M. / Luo, F. et al. | British Library Conference Proceedings | 1998


    Hardware Architecture for FPGA Implementation of a Neural Network and Its Application in Images Processing

    Leiner, Barba J. / Lorena, Vargas Q. / Cesar, Torres M. et al. | IEEE | 2008



    Neural network hardware implementation for emitter identification

    Zahirniak, D. / Calvin, J. / Rogers, S. | IEEE | 1993