Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Rank Based Optimized Sorting Network Architecture for Hardware Implementation of ROF



    Kongress:

    International conference on visual information engineering; VIE 2006: visual information engineering innovation and creativity in visual media processing and graphics ; 2006 ; Bangalore, India



    Erscheinungsdatum :

    01.01.2006


    Format / Umfang :

    5 pages


    Anmerkungen:

    Includes bibliographical references and index




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Print


    Sprache :

    Englisch




    Novel optimized implementation of CABAC hardware encoder

    Rui, W. / Hongxu, J. / Bo, L. | British Library Online Contents | 2009


    Novel optoelectronic sorting network with recirculating architecture [3551-28]

    Li, Y. / Cao, M. / Luo, F. et al. | British Library Conference Proceedings | 1998


    Hardware Architecture for FPGA Implementation of a Neural Network and Its Application in Images Processing

    Leiner, Barba J. / Lorena, Vargas Q. / Cesar, Torres M. et al. | IEEE | 2008



    A Hardware FPGA Implementation of a 2-D Median Filter Using a Novel Rank Adjustment Technique

    Swenson, R. L. / Dimond, K. R. / Institution of Electrical Engineers et al. | British Library Conference Proceedings | 1999