Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A Hardware FPGA Implementation of a 2-D Median Filter Using a Novel Rank Adjustment Technique



    Conference:

    International conference; 7th; organised by the Electronics and Communications Division of the Institution of Electrical Engineers in association with the British Computer Society... [et al.], Image processing and its applications; Seventh international conference on image processing and its applications ; 1999 ; Manchester



    Publication date :

    1999-01-01


    Size :

    4 pages




    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    High-Performance IIR Filter Implementation Using FPGA

    Vijay, Vallabhuni / Seshagiri Rao, V. R. / Chaitanya, Kancharapu et al. | IEEE | 2022


    FPGA hardware implementation of the LZMA compression algorithm

    Li, Bing / Zhang, Lin / Liu, Yong | British Library Online Contents | 2015


    FPGA Implementation of a FIR Filter Using Residue Arithmetic

    Loonawat, G. / Siferd, R. E. / IEEE; Dayton Section et al. | British Library Conference Proceedings | 1996


    FAST STAR TRACKER HARDWARE IMPLEMENTATION ON A FPGA DEVICE

    Wielligh, Chris Von / Barnard, Arno / Visagie, Lourens | TIBKAT | 2020