Heavy ion testing of the Xilinx Virtex II was conducted on the configuration, block RAM and user flip flop cells to determine their static single-event upset susceptibility using LETs of 1.2 to 60 MeVcm^2/mg. A software program specifically designed to count errors in the FPGA was used to reveal L1/e, values (the LET at which the cross section is l/e times the saturation cross-section) and single-event functional-interrupt failures.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Single event upset suspectibility testing of the Xilinx Virtex II FPGA


    Beteiligte:
    Carmichael, C. (Autor:in) / Swift, C. (Autor:in) / Yui, G. (Autor:in)


    Erscheinungsdatum :

    2002-01-01


    Medientyp :

    Sonstige


    Format :

    Keine Angabe


    Sprache :

    Englisch




    4D-8PSK trellis coded modulation: Implementation on Xilinx Virtex-6 FPGA

    Addabbo, P. / Beltramonte, T. / di Bisceglie, M. et al. | IEEE | 2015




    An evaluation of the Xilinx Virtex-4 FPGA for on-board processing in an advanced imaging system

    Norton, Charles D. / Werne, Thomas A. / Pingree, Paula J. et al. | IEEE | 2009