The multi-angle spectro-polarimetric imager (MSPI) is an advanced camera system currently under development at JPL for possible future consideration on a satellite based Aerosol-Cloud-Environment (ACE) interaction study as outlined in the National Academies 2007 decadal survey. In an attempt to achieve necessary accuracy of the degree of linear polarization of better than 0.5%, the light in the optical system is subjected to a complex modulation designed to make the overall system robust against many instrumental artifacts that have plagued such measurements in the past. This scheme involves two photoelastic modulators that are beating in a carefully selected pattern against each other [1]. In order to properly sample this modulation pattern, each of the proposed nine cameras in the system needs to read out its imager array about 1000 times per second, resulting in two orders of magnitude more data than can typically be downlinked from the satellite. The onboard processing required to compress this data involves least-squares fits of Bessel functions to data from every pixel, effectively in real-time, thus requiring an on-board computing system with advanced data processing capabilities in excess of those commonly available for space flight


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    An evaluation of the Xilinx Virtex-4 FPGA for on-board processing in an advanced imaging system


    Beteiligte:
    Norton, Charles D. (Autor:in) / Werne, Thomas A. (Autor:in) / Pingree, Paula J. (Autor:in) / Geier, Sven (Autor:in)


    Erscheinungsdatum :

    01.03.2009


    Format / Umfang :

    515659 byte





    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Single event upset suspectibility testing of the Xilinx Virtex II FPGA

    Carmichael, C. / Swift, C. / Yui, G. | NTRS | 2002


    4D-8PSK trellis coded modulation: Implementation on Xilinx Virtex-6 FPGA

    Addabbo, P. / Beltramonte, T. / di Bisceglie, M. et al. | IEEE | 2015


    SEU mitigation testing of Xilinx Virtex II FPGAs

    Yui, Candice / Swift, Gary / Carmichael, Carl et al. | NTRS | 2003


    SEU mitigation of Xilinx Virtex II FPGAs for critical flight applications

    Yui, C. C. / Swift, G. M. / Carmichael, C. | NTRS | 2003