Proposed Reed-Solomon decoder contains multiple very-large-scale integrated (VLSI) circuit chips of same type. Each chip contains sets of logic cells and subcells performing functions from all stages of decoding process. Full decoder assembled by concatenating chips, with selective utilization of cells in particular chips. Cost of development reduced by factor of 5. In addition, decoder programmable in field and switched between 8-bit and 10-bit symbol sizes.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Modular VLSI Reed-Solomon Decoder


    Beteiligte:
    Hsu, In-Shek (Autor:in) / Truong, Trieu-Kie (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    1991-09-01



    Medientyp :

    Sonstige


    Format :

    Keine Angabe


    Sprache :

    Englisch


    Schlagwörter :


    Modular VLSI Reed-Solomon Decoder

    Liu, K. Y. | NTRS | 1986


    Systolic VLSI Reed-Solomon Decoder

    Shao, H. M. / Truong, T. K. / Deutsch, L. J. et al. | NTRS | 1986


    Single-Chip VLSI Reed-Solomon Decoder

    Shao, Howard M. / Truong, Trieu-Kie / Hsu, In-Shek et al. | NTRS | 1988


    Fast Reed-Solomon Decoder

    Liu, K. Y. | NTRS | 1986


    VLSI Reed-Solomon Encoder

    Liu, K. Y. | NTRS | 1983