Theoretical study takes new look at current-vs.-voltage behavior of silicon controlled rectifiers (SCR's), four-layer complementary metal oxide/semiconductor (CMOS) devices, and similar devices susceptible to latchup. For purposes of analysis, "latchup" denotes transition of such device from lower-current-conducting steady state to distinct higher-current-conducting steady state. Focuses upon conventional two-couple-transistor model of one-dimensional SCR. Although model gives oversimplified view of latchup in CMOS circuits, useful for qualitative predictions of electrical characteristics.
Relationship Between Latchup And Transistor Current Gain
NASA Tech Briefs ; 13 , 8
01.08.1989
Sonstige
Keine Angabe
Englisch
Latchup in CMOS Integrated Circuits
NTRS | 1985
|Latent damage from single-event latchup
NTRS | 2002
|Single Event Latchup Protection of Integrated Circuits
British Library Conference Proceedings | 1997
|Single Event Latchup Protection of Integrated Circuits
British Library Online Contents | 1997
|