A decrease in design complexity via approximate computation will increase performance and power of error-resilient applications. This paper presents a new approximation method for multipliers using the novel hybrid reverse carry propagate adder. In this case, the proposed hybrid Reverse Carry Propagate Adder (RCPA) is utilized to implement approximation method using two variables of a 8-bit multiplier. Reverse carry propagation adders propagate data from MSB to the LSB, which makes the input carrier more relevant than resulting carrier signal. According to probability statistics, the accumulation of altered partial products produces variable likelihood terms. This variation of logic complexity can be explained by altering partial products of the multiplier. Using the proposed Hybrid Reverse Carry Adder in the multiplier leads to an area improvement of 20%, delay and power improvement of 75.7% and 26% respectively. Compared to the ideal approximate reverse carry adder, this structure is more accurate.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    High Performance Accurate Multiplier using Hybrid Reverse Carry Propagate Adder


    Beteiligte:


    Erscheinungsdatum :

    01.12.2022


    Format / Umfang :

    303903 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Low power high performance carry select adder

    Natarajan, P. B / Ghosh, Samit Kumar / Karthik, R. | IEEE | 2017


    Fast carry free adder design using QSD number system

    Awwal, A.A.S. / Ahmed, J.U. | IEEE | 1993


    A 2x2 Bit Multiplier Using Hybrid 13T Full Adder with Vedic Mathematics Method

    Lee, Shing Jie / Ruslan, Siti Hawa | BASE | 2018

    Freier Zugriff

    Enhanced 16 × 16 Dadda Multiplier Using Kung-Brent Adder for Superior Parallel Processing Performance

    Karthigadevi, K / Sakthimohan, M / Tamilselvan, S et al. | IEEE | 2024


    Design and Analysis of FinFET-based Carry Lookahead Adder using GDI logic

    Suresh, Sujit / Haasini, M Sai / Kaushal, Shelja | IEEE | 2024