In this paper, we present an automatic soft IP (Intellectual Property) generation method for high-speed Viterbi decoders. In our scheme, the synthesizable HDL (Hardware Description Language) code for the Viterbi decoder is automatically produced depending on not only the system parameters such as a coding rate but also the hardware architecture for parallel processing. The proposed method is implemented by using C++ language, and the HDL codes automatical-ly generated by the computer program are verified by using an HDL simulator and synthesized into gate-level circuits with 0.13um CMOS library. From the results, we can find that the proposed method can be a good solution to reduce the time required for hardware design of Viterbi decoder considerably because our scheme can prevent from potential human errors effectively in the HDL code design process.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Design and Implementation of a Soft IP Generator for High-Speed Viterbi Decoders


    Beteiligte:
    Lee, Seongjoo (Autor:in)


    Erscheinungsdatum :

    2008-05-01


    Format / Umfang :

    1007395 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Viterbi Decoders Generation for FPGA Platforms

    Espinosa, Luis Alberto Luna / Sanchez, Juan de Dios Lopez / Hipolito, Juan Ivan Nieto et al. | IEEE | 2013


    Joint Synchronization Of Viterbi And Reed-Solomon Decoders

    Statman, Joseph I. / Chauvin, Todd H. / Cheung, Kar-Ming et al. | NTRS | 1995



    The Application of Smart Pixels to High Performance Viterbi Decoders

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1994


    Soft-output Viterbi decoding:VLSI implementation issues

    Joeressen,O.J. / Vaupel,M. / Meyr,H. et al. | Kraftfahrwesen | 1993