In this paper, we describe a relation that allows to generate Viterbi decoders for FPGA platforms. These decoders are created from the vectors that describe the adders of a convolutional encoder with code rate 1/2. This relation has been used to implement a script in Mat lab, which generates decoders in VHDL language for an FPGA platform from a basic set of entities used to create ACS cells.
Viterbi Decoders Generation for FPGA Platforms
01.11.2013
518385 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
High Speed DSP Implementations of Viterbi Decoders
British Library Conference Proceedings | 1999
|Joint Synchronization of Viterbi and Reed-Solomon Decoders
Online Contents | 1995
The Application of Smart Pixels to High Performance Viterbi Decoders
British Library Conference Proceedings | 1994
|