Fault‐tolerance (FT) architectures are essential in the implementation of systematic fault‐tolerance, which can be divided into module‐level redundancy and system‐level redundancy. Synchronization is a key problem that has to be solved for a real‐time FT control computer system. This chapter presents the basic concept and fault modes of the synchronization clock system. It describes the synchronization clock algorithms, including the hardware, software, and hybrid synchronization methods and a real‐time system synchronization problem caused by interruption. The chapter also presents multi‐computer synchronization methods and discusses the data exchange synchronization problem in the synchronization clock system. In an FT system, the redundancy used is the basic method. In redundancy testing, the regular functions are tested first to validate the correctness of the theoretical design. Finally, the chapter presents the concept, the flow, and the basic properties of the FT redundancy design with referring to practical engineering.
Fault‐Tolerance Architectures and Key Techniques
2017-03-15
48 pages
Article/Chapter (Book)
Electronic Resource
English
Fault Tolerance for Onboard Network Architectures
British Library Conference Proceedings | 2000
|Intelligent Fault‐Tolerance Techniques
Wiley | 2017
|Software Fault‐Tolerance Techniques
Wiley | 2017
|Fault‐Tolerance Techniques for FPGA
Wiley | 2017
|Three-Layer MPI Fault-Tolerance Techniques
IEEE | 2013
|