Future engine controls in military aircraft will be microprocessor-based systems. Traditional hydromechanical systems do not have the computational and communication capabilities required to control next generation engines. The purpose of the Air Force INTERFACE II program is to demonstrate that digital controls provide both expanded capabilities and greatly increased reliability and maintainability in comparison to hydromechanical controls. In INTERFACE I, General Electric and Pratt and Whitney defined redundant control system architectures and used Markov modeling to demonstrate these designs meet the program's reliability goals. Brassboard controllers were fabricated and their functionability was demonstrated. GE and P and W are fabricating upgraded versions of these controllers in INTERFACE II and in the near future will demonstrate their reliability, maintainability, and integration capability with an extensive series of bench tests. The emphasis in the testing will be on demonstrating controller fault detection, identification, and accommodation capabilities, since they are critical to achieving both high reliability and maintainability levels.
Highly reliable, microprocessor-based engine control
Sehr zuverlaessige Triebwerksregelung auf Mikroprozessorbasis
AIAA-Papers ; Jul ; 1-12
1987
12 Seiten, 14 Bilder, 4 Quellen
Conference paper
English
Highly reliable, microprocessor-based engine control
AIAA | 1987
|Advanced Microprocessor Based New Engine Control System
Automotive engineering | 1982
|Microprocessor-based control of engine valve timing
Tema Archive | 1983
|Microprocessor-based control of engine valve timing
Automotive engineering | 1982
|Advanced microprocessor based new engine control system
Automotive engineering | 1984
|