This paper describes the technique of fault acceleration implementation for analysis of a fault tolerant system based on a transputer network. It is imperative that a fault tolerant system's dependability is validated to ensure that its algorithms and mechanisms have been correctly implemented, and that it provides the required level of service. Hence, to undertake an investigation of fault tolerant approaches, it is necessary to realise a fault injection scheme which provides an acceleration of the occurrence of failures. This is a prerequisite, due to the very low natural failure rate, which makes it practically impossible to validate any fault tolerant mechanism otherwise. The fault injection mechanism was designed for a transputer-based fault tolerant application and is explained in detail. A helicopter flight control simulation is presented as a case study.


    Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Hardware and software fault simulation


    Contributors:
    Stroph, R. (author) / Clarke, T. (author)


    Publication date :

    1998


    Size :

    7 Seiten, 19 Quellen





    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    A hardware and software fault tolerant safety controller

    HECHT, HERBERT / HECHT, MYRON | AIAA | 1989


    Fault tolerant Hardware/software Architecture for flight critical function

    Guidance and Control Panel and the Consultant and Exchange Programme of AGARD | TIBKAT | 1985



    Distributed Simulation Using COTS Software and Commodity Hardware

    Jenkins, A. / Lambert, F. / Royal Aeronautical Society | British Library Conference Proceedings | 2000