Flight testing of ballistic missile interceptors is limited by the complexity and costs of the test exercises, and inherent test limitations. While flight testing remains an essential part of ballistic missile weapons systems test programs, alternate test methods, such as hardware-in-the-loop (HWIL) testing, are used to fully characterize system operational characteristics. An integrated test approach that spans all levels of testing has been developed by the Ballistic Missile Defense Organization (BMDO) to characterize their developing and fielded weapon systems. The BMDO has developed an integrated three tiered HWIL testing concept to assess the performance of its acquisition programs. The three tiers are the element level which includes sub-element level testing of critical components, the weapon system level, and the family of systems (FoS) level. The objective of element level testing is to evaluate the performance of each element of the weapon system with emphasis on exercising the processing components of the element under test. Element level testing is focused on testing the internal interactions of each test element in a simulated environment. The objective of weapon system level is to evaluate the data exchange between the elements of the weapon system in an integrated, simulated operational environment. The primary purpose of FoS level testing is assessing the interoperability of ballistic missile defense (BMD) weapon systems, both under development and fielded. This paper examines the test processes and objectives which occur at each of the three HWIL tiers, describes facilities and testbeds BMDO is using to implement this approach, and discusses how data from each of the tiers is used to help address program flight test issues and reduce program risk.


    Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Integrated three-tiered approach to hardware-in-the-loop testing


    Contributors:
    DeCesaris, C. (author) / Millner, P. (author)


    Publication date :

    1997


    Size :

    12 Seiten, 7 Quellen




    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    Integrated three-tiered approach to hardware-in-the-loop testing [3084-02]

    DeCesaris, C. A. / Millner, P. J. / SPIE | British Library Conference Proceedings | 1997


    Three-tiered solution

    British Library Online Contents | 1998


    NTP TIERED TESTING APPROACH TO ACHIEVE FLIGHT READINESS

    Joyner, Claude R. / Kakuska, Reed A. / Kokan, Timothy S. et al. | TIBKAT | 2020


    NTP Tiered Testing Approach to Achieve Flight Readiness

    Joyner, Claude R. / Kakuska, Reed A. / Kokan, Timothy S. et al. | AIAA | 2020


    Improving Hardware-In-The-Loop Testing

    Schroeder, Kurt / Robenson, Joseph | AIAA | 2005