A new approach to the design of microprocessor-based failsafe systems for railways that was used to design the FIRM architecture is described. The approach involves assigning appropriate levels of safety to system functions, depending on how critical they are, instead of using the same safety standard for all functions. The FIRM (short for failsafe interlocking system for railways using microprocessors) architecture uses a pair of processors that operate in a see-saw mode, with one or more pairs kept on standby. The installation and testing of an engineering prototype of the architecture that was fabricated for Indian Railways are discussed.
A fail-safe interlocking system for railways
Ein ausfallsicheres Kopplungssystem für Eisenbahnen
IEEE Design and Test of Computers ; 8 , 1 ; 58-66
1991
9 Seiten, 9 Quellen
Article (Journal)
English
An embedded fail-safe interlocking system
Tema Archive | 1997
|Relay interlocking on Luxembourg Railways
Engineering Index Backfile | 1955
Interlocking systems for mine railways
Engineering Index Backfile | 1965
|Relay interlocking on swiss federal railways
Engineering Index Backfile | 1956