This paper presents a design procedure of the virtual test environment for fail-safe algorithm development of a motor control unit (MCU) in the electric or hybrid-electric vehicle, using a hardware-in-the-loop (HIL) simulator. Mathematical models of the vehicle, the battery, the permanent magnet synchronous motor (PMSM), and the inverter are developed based on the physical and engineering principles and programmed to be executed in real-time. The programmed models emulate the performance of each component and run in the HIL simulator. The signal interface between the HIL simulator and a MCU is also developed by designing appropriate wire harness and signal matching. Fault diagnosis of a MCU is conducted to show the feasibility of the virtual test environment. Several different failure modes of the MCU are implemented and tested by the HIL simulator to show the possibility of fault detection and fault diagnosis algorithms of the MCU in real-time.


    Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Virtual Test Environment for Fail-safe Algorithm Development of a MCU Using a HIL Simulator


    Contributors:

    Published in:

    Publication date :

    2012


    Size :

    7 Seiten, 12 Bilder, 11 Quellen



    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    Fail safe or fail dead?

    Davis,A. | Automotive engineering | 1988


    FAIL-SAFE CONTROL DEVICE AND FAIL-SAFE CONTROL METHOD

    OKUBO YOICHI / SUGIYAMA AKINOBU | European Patent Office | 2019

    Free access

    FAIL SAFE BEARING

    VERMANDE FREDERIC | European Patent Office | 2024

    Free access

    FAIL-SAFE SYSTEM

    ITO HIROAKI | European Patent Office | 2021

    Free access

    FAIL-SAFE VALVE

    European Patent Office | 2017

    Free access