As a step towards a real-time signal aperture radar (SAR) correlator, custom very large scale integration (VLSI) architectures are developed. Considering the extremely short word length of the data, we derive three architectures with massive parallelism in bit space. Unlike frequency methods, no. degradation is introduced during convolution. Optimized for time and space, they are highly suited to VLSI implementation, and a small architecture with 80 taps operating at 10 MHz has been built using an FPGA.
VLSI architecture for SAR data compression
IEEE Transactions on Aerospace and Electronic Systems ; 38 , 2 ; 427-440
2002
14 Seiten, 19 Quellen
Article (Journal)
English
Addition , Kundenschaltung , Berechnungskomplexität , Korrelator , Datenreduktion , feldprogrammierbare Gate-Array-Schaltung , Bildcodierung , Bildverarbeitung , Ausrüstung (Ausstattung) , Parallelarchitektur , Pipeline-System (DV) , Radarabbildung , synthetisches Aperturradar , VLSI-Schaltung , Zeitbereich , Bildkompression , Programmpaket
VLSI architecture for SAR data compression
IEEE | 2002
|PAPERS - VLSI Architecture for SAR Data Compression
Online Contents | 2002
|Data Compression and VLSI Implementation
NTRS | 1993
|NTRS | 1985
|