Newer generations of Field Programmable Gate Arrays (FPGAs) embed advanced intellectual property (IP) cores, such as fast digital signal processors (DSPs), memory blocks, and processors, which are implemented in dedicated parts of the silicon, without consuming reconfigurable fabric that is left available for system designers. The new class of devices combining firm computing cores along with programmable fabric is often referred to as system-on-programmable-chip (SoPC). Several application domains, like industrial control and automotive, where computing intensive algorithms have to be performed in real-time by embedded processors, already recognized the benefit of SoPCs. Space application domain may benefit as well from SoPCs, provided that the problems specific to such application domain are solved. In particular, being the SoPC devised for ground-based applications, the consequences of the interaction of ionizing radiations with SoPC silicon, triggering effects like Total Ionizing Dose (TID) or Single Event Effects (SEE), are of particular interest for designers willing to deploy SoPC in space. This chapter first summarizes the effects of radiation in SoPC with particular emphasis on SEE in the processor cores the device embeds. Then, it reports an overview of the techniques to cope with them, looking in particular to Software Implementer Fault Tolerance (SIFT) techniques. Finally, a novel architecture is proposed.
Mitigating Soft Errors in Processors Cores Embedded in System-on Programmable-Chips
FPGAs and Parallel Architectures for Aerospace Applications ; Chapter : 15 ; 219-238
2016-01-01
20 pages
Article/Chapter (Book)
Electronic Resource
English
Programmable photonic chips and applications
British Library Conference Proceedings | 2023
|An Autonomous System for Mitigating Earth Radiance Errors
British Library Conference Proceedings | 1996
|Processors Multi-core chips can deliver faster operations
British Library Online Contents | 2004