When logic is tested on an IC, heat generated by power dissipation causes damage to the semiconductor. The IC’s life will be shortened due to this power waste. Therefore, to extend the life of an integrated circuit (IC), power dissipation must be reduced as much as feasible. Additionally, testing every potential test vector for proper IC operation is a limitation. To lower the power consumption during testing of a circuit under test (CUT), we have devised a bit-swapping linear feedback shift register (BS-LFSR). The BS-LFSR reorders the test vectors by swapping out a bit for its next closest neighbor bit. The vectors’ fault coverage capability is maintained, but the total Hamming distance (THD) is lowered to lower power consumption during the shifting operation.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    FPGA Implementation of Vector Reduction Algorithm for LFSR


    Additional title:

    Smart Innovation, Systems and Technologies


    Contributors:

    Conference:

    Congress on Control, Robotics, and Mechatronics ; 2024 ; Warangal, India February 03, 2024 - February 04, 2024



    Publication date :

    2024-11-14


    Size :

    9 pages





    Type of media :

    Article/Chapter (Book)


    Type of material :

    Electronic Resource


    Language :

    English




    A Novel FPGA-based LFSR PUF Design for IoT and Smart Applications

    Amsaad, Fathi / Sherif, Ahmed / Dawoud, Amer et al. | IEEE | 2018


    Designing programmable parallel LFSR using parallel prefix trees

    Zolfaghari, Behrouz / Sedighi, Mehdi / Soleyman Fallah, Mehran | BASE | 2019

    Free access

    Implementation Of LEM2 algorithm On FPGA

    Narsale, Nikhil / Agarwal, Vanita | IEEE | 2019


    FPGA hardware implementation of the LZMA compression algorithm

    Li, Bing / Zhang, Lin / Liu, Yong | British Library Online Contents | 2015


    FPGA Implementation of Present Algorithm with Improved Security

    Reddy, Vallish Kumar / Surya, Rao / Reddy, Akhil et al. | IEEE | 2019