Abstract This paper presents 8-bit differential output of hybrid Digital-to-Analog Converter (DAC) with rail-to-rail buffer using Silterra 0.18 µm CMOS process technology for mixed-signal application. The proposed design combines binary-weighted resistor and thermometer coding, which is able to enhance the speed of the data converter by implementing a small die size area as compared to the conventional architecture. The design achieved standard accuracy of 8-bit resolution with INL and DNL of ±0.5LSB and ±0.7LSB, respectively, and overall power consumption of 56 mW. The performance is accomplished with an effective design area of 133 µm × 172 µm.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    8-Bit Hybrid DAC with Rail-to-Rail Buffer Amplifier

    Rosli, Alia / Aziz, Zulfiqar Ali Abd / Mohd, Shukri Korakkottil Kunhi et al. | TIBKAT | 2019


    A High-Speed Low-Power Rail-to-Rail Buffer Amplifier for LCD Driver Application

    Lu, C.-W. / Society for Information Display | British Library Conference Proceedings | 2007


    Design of a bipolar rail-to-rail operational amplifier

    Soenneker, Richard (Richard Joseph), 1978- | DSpace@MIT | 2001

    Free access

    Elevator guide rail with buffer structure

    CHEN LI / SHEN CHUNJIE / YAN QINYONG et al. | European Patent Office | 2021

    Free access

    Seat slide rail with buffer mechanism

    DING ZHIFENG | European Patent Office | 2023

    Free access