In numerous computer vision applications, enhancing the quality and resolution of captured video can be critical. Acquired video is often grainy and low quality due to motion, transmission bottlenecks, etc. Postprocessing can enhance it. Superresolution greatly decreases camera jitter to deliver a smooth, stabilized, high quality video. In this paper, we extend previous work on a real-time superresolution application implemented in ASIC/FPGA hardware. A gradient based technique is used to register the frames at the sub-pixel level. Once we get the high resolution grid, we use an improved regularization technique in which the image is iteratively modified by applying back-projection to get a sharp and undistorted image. The algorithm was first tested in software and migrated to hardware, to achieve 320x240 -> 1280x960, about 30 fps, a stunning superresolution by 16X in total pixels. Various input parameters, such as size of input image, enlarging factor and the number of nearest neighbors, can be tuned conveniently by the user. We use a maximum word size of 32 bits to implement the algorithm in Matlab Simulink as well as in FPGA hardware, which gives us a fine balance between the number of bits and performance. The proposed system is robust and highly efficient. We have shown the performance improvement of the hardware superresolution over the software version (C code).


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    An improved real time superresolution FPGA system



    Conference:

    Enhanced and Synthetic Vision 2009 ; 2009 ; Orlando,Florida,United States


    Published in:

    Publication date :

    2009-04-30





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    An improved real time superresolution FPGA system [7328-05]

    Narasimha, P.L. / Mudigoudar, B. / Yue, Z. et al. | British Library Conference Proceedings | 2009


    An efficient real time superresolution ASIC system

    Reddy, Dikpal / Yue, Zhanfeng / Topiwala, Pankaj | SPIE | 2008


    A Real Time Superresolution Image Enhancement Processor

    Gerwe, D. | British Library Conference Proceedings | 2009


    An efficient real time superresolution ASIC system [6957-08]

    Reddy, D. / Yue, Z. / Topiwala, P. et al. | British Library Conference Proceedings | 2008