Ethernet could be a promising solution to satisfy the increasing bandwidth requirements of future automotive systems. While the non-deterministic timing behavior of standard Ethernet makes its application unsuitable for time critical systems, different real-time Ethernet solutions which ensure bounded communication delays exist and are also already employed in the industry. A common aspect of the existing solutions is the full duplex switched Ethernet network architecture on which they are based. This makes it possible to guarantee the existence of an upper bound of the message latency, but the determination of this bound is far from trivial in most cases. For the determination of the message latency, the behavior of all sources of traffic on the network has to be taken into account. Specifically, one must consider the maximum frame size transmitted by any device, the scheduling parameters of the frames (e.g. Class of Service (CoS) priorities), and the time distribution and rate of frames. In this paper, we present how the concepts used in compositional system level performance analysis can be adapted to analyze full duplex switched based network architectures. We also demonstrate the feasibility of the formal approach by analyzing a system based upon a prominent real time Ethernet solution, namely AFDX, and compare the obtained results with results obtained by simulation.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Formal Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures


    Additional title:

    Sae Technical Papers


    Contributors:
    Rox, Jonas (author) / Ernst, Rolf (author)

    Conference:

    SAE 2010 World Congress & Exhibition ; 2010



    Publication date :

    2010-04-12




    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    Avionics full-duplex switched ethernet network

    BOBREK PAVLO | European Patent Office | 2017

    Free access

    OMNeT++ Simulation Framework for Avionics Full-Duplex Switched Ethernet

    Peşkircioğlu Gökçe, İ. / Üçüncü, M. / Güran Schmidt, E. | AIAA | 2024


    Worst frame backlog estimation in an avionics full-duplex switched ethernet end-system

    Baga, Yohan / Ghaffari, Fakhreddine / Zante, Etienne et al. | IEEE | 2016


    Formal timing analysis of ethernet TSN extensions for automotive applications

    Thiele, Daniel / Technische Universität Braunschweig | TIBKAT | 2022

    Free access