The development of the concepts, terminology and methodology of verification and validation is based on practical issues, not the philosophy of science. Different communities have tried to improve the existing terminology to one which is more comprehensible in their own field of study. All definitions follow the same concept, but they have been defined in a way to be most applicable to a specific field of study.This paper proposes the Verification, Validation, and Uncertainty Quantification (VV&UQ) framework applicable to power electronic systems. Although the steps are similar to the VV&UQ frameworks' steps from other societies, this framework is more efficient as a result of the new arrangement of the steps which makes this procedure more comprehensible. This new arrangement gives this procedure the capability of improving the model in the most efficient way.Since the main goal of the VV&UQ process is to quantitatively assess the confidence in modeling and simulation, the second part of this paper focuses on uncertainty quantification. This process is used to gather all uncertainties in the modeling and simulation, such as model form uncertainty, model inputs uncertainty, and uncertainty due to the numerical approximations, in order to quantitatively assess the reliability of the model. As an example, the reliability of the switching model of a three-phase voltage source inverter has been quantitatively assessed. The 3 kW three-phase voltage source inverter prototype has been conducted to set up validation experiments.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Verification, Validation and Uncertainty Quantification (VV&UQ) Framework Applicable to Power Electronics Systems


    Additional title:

    Sae Technical Papers


    Contributors:

    Conference:

    SAE 2014 Aerospace Systems and Technology Conference ; 2014



    Publication date :

    2014-09-16




    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    Verification, Validation and Uncertainty Quantification (VV&UQ) Framework Applicable to Power Electronics Systems

    Mehrabadi, N.R. / Wen, B. / Burgos, R. et al. | British Library Conference Proceedings | 2014


    A COMPLETE FRAMEWORK FOR VERIFICATION, VALIDATION, AND UNCERTAINTY QUANTIFICATION IN SCIENTIFIC COMPUTING

    Roy, C. / Oberkampf, W. / American Institute of Aeronautics and Astronautics | British Library Conference Proceedings | 2010



    Verification, Validation, and Uncertainty Quantification (VVUQ) for Global Imaging Spectroscopy

    Turmon, Michael / Miller, Charles E. / Hobbs, Jonathan et al. | NTRS | 2018