To meet new design objectives for drastic reductions in mass, size, and power consumption, the Flight Computer Development Group at JPL is participating in a design study and development of a light-weight, small-sized, low-power 3-D Space Flight Computer. In this paper, we will present a detailed design and tradeoff study of the proposed computer. We will also discuss a complete design of the multichip modules and their size, weight, and power consumption. Prelimimary thermal models will also be discussed.
(abstract) The Nest Generation of Space Flight Computers
1993-12-07
Preprint
No indication
English
Space Miscellany - COMPUTERS, SCIENCE AND FUTURE SPACE FLIGHT: 2001, A Space Odyssey
Online Contents | 2000
|Computers speed flight testing
Emerald Group Publishing | 1973
|Computers speed flight testing
Tema Archive | 1973
|Flight computers and sequencers
NTRS | 1963
The corrosion and restoration of Space Shuttle Challenger's flight computers
Tema Archive | 1988
|