The objective of the Search for Extraterrestrial Intelligence (SETI) is to locate an artificially created signal coming from a distant star. This is done in two steps: (1) spectral analysis of an incoming radio frequency band, and (2) pattern detection for narrow-band signals. Both steps are computationally expensive and require the development of specially designed computer architectures. To reduce the size and cost of the SETI signal detection machine, two custom VLSI chips are under development. The first chip, the SETI DSP Engine, is used in the spectrum analyzer and is specially designed to compute Discrete Fourier Transforms (DFTs). It is a high-speed arithmetic processor that has two adders, one multiplier-accumulator, and three four-port memories. The second chip is a new type of Content-Addressable Memory. It is the heart of an associative processor that is used for pattern detection. Both chips incorporate many innovative circuits and architectural features.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    VLSI processors for signal detection in SETI


    Contributors:
    Duluk, J. F. (author) / Linscott, I. R. (author) / Peterson, A. M. (author) / Burr, J. (author) / Ekroot, B. (author) / Twicken, J. (author)

    Published in:

    Publication date :

    1989-01-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English




    Signal processing in SETI

    Cullers, D.K. / Linscott, I.R. / Oliver, B.M. | Tema Archive | 1985


    SETI via Wormholes

    Maccone, Claudio | Online Contents | 2000


    Diagnostika kontaktnojj seti

    Kanevskijj, M. | IuD Bahn | 1998


    SETI terminology: Do we interpret SETI terms correctly?

    Almár, Iván | Online Contents | 2011


    Efficiency in SETI

    Shostak, Seth | Online Contents | 2011