NASA Lewis Research Center is developing an on-board information switching processor for a multichannel communications signal processing satellite. The information switching processor is a flexible, high-throughput, fault tolerant, on-board baseband packet switch used to route user data among user ground terminals. Through industry study contracts and in-house investigations, several packet switching architectures were examined for possible implementation. Three contention-free switching architectures were studied in detail, namely the shared memory approach, the shared bus approach, and the shared memory per beam approach. These three switching architectures are discussed and the advantages and disadvantages of each approach are examined.
On-board packet switch architectures for communication satellites
1993-09-01
Report
No indication
English
Description and Simulation of A Fast Packet Switch Architecture for Communication Satellites
British Library Conference Proceedings | 1996
|Optical Packet Switch Architectures: A Comparative Analysis for Bursty Traffic and Optical Cost
British Library Online Contents | 2007
|